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Abstract In this paper, a high-voltage integrated differen-
tial transmitting circuit for capacitive micromachined ultra-
sonic transducers (CMUTs) used in portable ultrasound scan-
ners is presented. Due to its application, area and power
consumption are critical and need to be minimized. The cir-
cuitry is designed and implemented in AMS 0.35 µm high-
voltage process. Measurements are performed on the fabri-
cated integrated circuit in order to assess its performance.
The transmitting circuit consists of a low-voltage control
logic, pulse-triggered level shifters and a differential output
stage that generates pulses at differential voltage levels of
60 V, 80 V and 100 V, a frequency up to 5 MHz and a mea-
sured driving strength of 2.03 V/ns with the CMUT electri-
cal model connected. The total on-chip area occupied by the
transmitting circuit is 0.18 mm2 and the power consumption
at the ultrasound scanner operation conditions is 0.936 mW
including the load. The integrated circuits measured prove to
be consistent and robust to local process variations by mea-
surements.
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1 Introduction
Ultrasound scanners are widely used in medical applications
since it is a very effective and fast diagnostic technique. The
traditional static ultrasound scanners are large devices which
are plugged into the grid and therefore they have no power
consumption limitation. Consequently, the design tendency
is to keep increasing their complexity to obtain better pic-
ture quality. The electronics used in static ultrasound scan-
ners are typically discrete components due to their low cost.
These components are over-designed and tend to consume
considerably more power than needed for a specific applica-
tion. Nonetheless, this is not an issue due to the practically
limitless amount of power available.
Even though static ultrasound scanners are very effec-
tive, they have some drawbacks. Firstly, due to size and com-
plexity, the amount of diagnosis that can be performed per
unit of time is limited. Furthermore, the amount of devices
available per hospital is also limited by the cost per scanner.
In order to overcome these drawbacks, portable ultrasound
devices are being developed. These devices have a much
lower cost and allow a significant increase in the amount
of diagnosis per unit of time. However, portable scanners
have power consumption, heat dissipation and area limita-
tions, hence the design approach of a portable ultrasound
scanner is to utilize the power budget and area available in
the most effective way in order to achieve the best picture
quality possible. The electronics for the scanner need to be
custom designed requiring an application specific integrated
circuit (ASIC) solution. In the last decade, high integration
has enabled portable ultrasound scanners to have a sufficient
picture quality, even comparable to the performance of the
low end traditional static ultrasound scanners, making them
usable for medical applications.
Portable ultrasound scanners consist of hundreds of chan-
nels and each of them has a transducer, a high-voltage trans-
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Fig. 1 Picture of the CMUT array.
mitting circuit (Tx) and a low-voltage receiving circuit (Rx).
The Tx provides the high-voltage pulses that the transducer
needs to generate ultrasonic waves and the Rx amplifies and
digitizes the low-voltage signal induced in the transducer.
There are several types of transducers, and the most com-
monly used are the piezoeletric transducers. However, re-
cent studies have shown that capacitive micromachined ul-
trasonic transducers (CMUTs) have several advantages re-
spect to the piezoelectric ones such as wider bandwidth, bet-
ter temporal and axial resolution, and also better thermic and
transduction efficiency [1]. Furthermore, CMUTs have high
integration compatibility with electronics since their fabri-
cation process is similar to the standard silicon processes
used for integrated circuits [2].
CMUTs are composed of a thin movable plate suspended
on a small vacuum gap on top of a substrate. They have two
terminals, one connected to the substrate and the other con-
nected to the movable plate. By applying a voltage differ-
ence between the two terminals of the CMUT, the thin plate
deflects due to an electrostatic force. The ultrasound is gen-
erated when applying high-voltage pulses in one of the ter-
minals of the CMUT which makes the thin plate vibrate [3].
This paper is an extended version of the work [4] pub-
lished in 13th IEEE International NEW Circuits And Sys-
tems (NEWCAS) conference in 2015. The transmitting cir-
cuit design is a new and improved version of the work pre-
sented in [5]. Due to the high-voltage necessity of the trans-
ducers, the circuitry is implemented in AMS 0.35 µm high-
voltage CMOS process. Designing in high-voltage processes
is a challenge because of the very strict design rules in or-
der to avoid breakdown voltages and the use of high-voltage
devices, which are more complex than the standard CMOS
process ones.
Fig. 2 Transmitting circuit block structure.
2 Transmitting circuit specifications
The transmitting circuit needs to drive a particular CMUT,
therefore its specifications come from the inherent trans-
ducer characteristics. The CMUT used in this project has
been designed and modeled at Nanotech department at the
Technical University of Denmark (DTU), and even though
the driving requirements are described here, the electrical
equivalent model of the CMUT is confidential, therefore it
is not presented in this paper. A picture of several of these
CMUTs collected in an array is shown in Fig. 1. Each CMUT,
which is mainly a capacitive load, has an equivalent capac-
itance of approximately 30 pF and has a resonant frequency
of ft = 5MHz. In receiving mode, the transducer needs a
bias voltage of 80 V and during transmission, the CMUT re-
quires high-voltage pulses from 60 V to 100 V toggling at its
resonant frequency and a driving strength corresponding to
a slew rate (SR) of 2 V/ns. Ultrasound scanners transmit for
a short period of time, 400 ns, and receive for a much longer
period of time, 106.4 µs, hence the operation transmitting
duty cycle is 1/266 in this particular application.
3 Design and implementation of the Tx
The structure of the transmitting circuit designed in this pa-
per is shown in Fig. 2. The Tx consists of a three-level high-
voltage output stage that drives the ultrasonic transducer,
which is controlled with high-voltage signals provided by
the level shifters. The low-voltage signals needed for the
level shifters’ operation are generated by the control logic
block. The design approach is to minimize the area and power
consumption therefore no reconfigurability features have been
added. The Tx is designed to drive a specific CMUT with the
characteristics described in Section 2.
In the next subsections the design of each block of the
Tx circuit is presented. The MOS devices used in all the
schematics are devices with different maximum drain-source
(VDS,max) and gate-source (VGS,max) breakdown voltages.
A summary table with the symbol of each device is shown
in Fig. 3. Note that NMOSi stands for an NMOS which is
located in its own P-well, therefore its bulk terminal can be
tied to a different voltage potential than the p-substrate.
Fig. 3 Symbols of the transistors used in the Tx design.
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3.1 Differential output stage
CMUTs are non-polarized devices, therefore they can be
single-ended driven by pulsing one of the plates and bias-
ing the other or differential driven by pulsing both termi-
nals, which is the approach used in this design. The most
common approach is to use single-ended driving [5], [6].
This topology is shown in Fig. 4 and it consists in MOS de-
vices used as switches that connect the output node to three
different voltage levels, high (VH ), middle (VM ) and low
(VL). There are several drawbacks when using this topol-
ogy. Firstly, the size of the circuitry is large since more than
one transistor per voltage level is needed. Two transistors are
required to connect the output node to VM , an NMOS to pull
down from VH and a PMOS to pull up from VL, which oc-
cupy extra area. Furthermore, two extra diode-coupled MOS
devices are needed in order to avoid short circuiting voltage
supplies through the body diode of the MOS transistors con-
nected to VM . Apart from extra capacitance and area, these
diode-coupled MOS devices also add a small voltage drop
that caused a small offset from the VM level in the output
node.
In order to solve the aforementioned problems and im-
prove the area and power consumption of this block a new
differential output stage topology was designed and its sche-
matic can be seen in Fig. 5. It consists of two two-level
output stages, each of them connected to one of the termi-
nals of the transducer, that combined can generate a total
of three differential voltage levels. A time diagram of the
control signals of the MOS devices and the differential volt-
age across the CMUT (VCMUT ) is shown in Fig. 6. There
are several advantages of this topology. Firstly, the number
of transistors used is only four, instead of the six used in
the single-ended version, which translates into less area and
also less parasitic capacitance. The two diode-coupled MOS
devices are not used anymore so there is no voltage offset
from the voltage supplies to the output node connected to
Fig. 4 Schematic of a single ended output stage.
Fig. 5 Schematic of the differential output stage.
the CMUT. Secondly, since CMUTs are mainly capacitive
loads, the two sides of the output stage are DC voltage iso-
lated, therefore the voltage swing that each side needs to
handle is only a drain-source voltage of 20 V instead of the
single-ended version where some of the MOS devices of the
output stage needed to handle the full pulse swing. Since the
voltage requirements are lower, the MOS devices can also be
smaller and with less parasitic capacitance which improves
the area and power consumption. Thirdly, since the CMUT
is driven differentially, the slew rate required in each side
of the output stage is reduced to 1 V/ns, which is half of
the slew rate specified in Section 2. The slew rate required
is related to the size of the MOS devices, hence reducing
the SR requirements will allow for smaller device parame-
ters. This topology also presents potential advantages such
as four level pulsing, which can be achieved by choosing ad-
equate V1, V2, V3 and V4 in the Tx. If the voltages are cho-
sen so that (V1-V2) 6= (V3-V4) four different levels across
the CMUT can be obtained. Increasing the number of volt-
age levels can be beneficial for the power consumption, as
shown in [6], and it will be investigated in the future.
Fig. 6 Time diagram of the control signals of the MOS devices and
differential voltage across the CMUT.
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There is one consideration to be made regarding the dif-
ferential topology, which is the need of an extra pad in the in-
tegrated circuit since it needs to be connected to the two ter-
minals of the CMUT instead of one. In principle, this would
require a full extra high-voltage ESD protected pad, which
occupies an area of approximately 0.11 mm2. However, the
output stage transistors are significantly large, hence the in-
herent ESD protection is estimated, through simulations, to
be enough in order to protect the integrated circuit. Conse-
quently, in the full ultrasound scanner system, the ESD pro-
tection would not be present since they occupy extra unnec-
essary space. For the purpose of reducing the risk of having
a non-functional integrated circuit, it was decided to include
two complete differential Tx circuits in the die, one with
ESD protected pads and one with only two small pad open-
ings. These small pad opening of 0.025 mm2 are placed on
the top of the output stage occupying no additional area. In
case that the non-ESD protected version would not work, an
ESD protected version could be measured, and some infor-
mation could be taken out of the integrated circuit.
In order to select the devices for the output stage the
breakdown voltages |VDS,max| and |VGS,max| need to be
determined. As it can be seen from Fig. 5, the |VDS,max| for
all the devices is 20 V, however, the |VGS,max| comes deter-
mined by the swing of the gate signal. The higher tolerable
|VGS,max|, the bigger the transistor and also, the more para-
sitics it will have. For this reason, devices with a |VGS,max| of
5 V are chosen, which is the lowest |VGS,max| available in
this process for high-voltage devices. This device choice
also sets the maximum gate signal swing to 5 V.
The MOS devices M1, M2, M3 and M4 are sized in or-
der to achieve a minimum SR of 1 V/ns in each side of the
Fig. 7 Layout of the differential output stage.
Table 1 Level shifters voltage levels
Device M1 M2 M3 M4
VHI 100 85 20 5
VLO 95 80 15 0
differential output stage for all the different voltage transi-
tions and in all process corners. The SR was measured with
the CMUT connected since its impedance affects the perfor-
mance of the output stage. Another consideration during the
sizing of the output stage transistors is the maximum peak
current. It needs to be guaranteed that each MOS device can
handle the maximum peak current without being destroyed.
The total area occupied by the output stage, which includes
the transistors and the required guard-rings to avoid voltage
breakdowns, is approximately 0.055 mm2. The layout of the
differential output stage is shown in Fig. 7.
3.2 Improved pulse-triggered level shifters
The output stage contains four MOS devices, M1, M2, M3
and M4 and they need to be driven with signals with dif-
ferent high (VHI ) and low-voltage levels (VLO). Each MOS
device requires a level shifter which needs to be optimized
and designed for that specific voltage as shown in Table 1.
A low-power pulse-triggered topology is used for the three
high-voltage level shifters and a conventional cross coupled
low-voltage topology is used for the 5 V level shifter since
its power consumption and area are negligible (not shown
here due to its simplicity).
The pulse-triggered level shifter topology is a well known
topology which is very power efficient since current is con-
sumed only during transitions [7], [8], [9]. It consists of in-
put branches that control a latch in the output using current
pulses. Even though this topology is used in circuits with
low-power requirements [5], it can present some problems
such as large area due to the high gate-source voltage range,
unregulated current pulse magnitude that controls the state
of the latch and latch start-up state issues when ramping the
high-voltage domain of the level shifter. In order to over-
come some of these problems an improved version of the
pulse-triggered level shifter presented in [10] is used and its
schematic is shown in Fig. 8. For all the level shifters, M5
and M6 should be selected to be able to handle their respec-
tive |VDS,max| = VHI . Furthermore, in the VHI = 100 V ver-
sion, two cascode transistors were added on top of M5 and
M6 for operation consistency.
The first design consideration is to minimize the gate-
source voltage swing VHI -VLO. In [5] a VHI -VLO = 12.5 V
was used, however, by reducing this voltage to 5 V, MOS de-
vices with thinner gate oxide can be used which are smaller
and have less parasitic capacitances. Furthermore, using these
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Fig. 8 Schematic of the improved pulse-triggered level shifters. VLO
= VHI - 5 V.
devices, now the floating current mirror and the latch can be
collected in a single deep N-well reducing significantly the
area of the design. The second improvement of the common
topology is the addition of a current mirror formed by M1a,
M1b, M1c and M1d that controls the magnitude of the cur-
rent pulse that changes the state of the latch. This allows for
a smaller magnitude of the current pulse as it can be con-
trolled from a bias generator with reduced process, voltage
and temperature dependence, hence there is no need to over-
design it for the worst case process corner. In order to guar-
antee that the drain of M1c does not exceeded the VDS,max
of M1c and M1d, the maximum gate voltage of M5 and M6
is set to 3.3 V. In case that bothM5 andM6 are off, the drain
of M1c could theoretically raise above 3.3 V due to leakage
current of M5 and M6. However, the bias current flowing
through M1c and M1d is higher than the leakage current,
making sure that the drain of M1c does not exceed 3.3 V.
The last improvement in the level shifters is the addition of
common mode clamping transistors M7 and M8 to reduce
the common mode current transferred to the latch when the
Fig. 9 Layout of the improved pulse-triggered level shifters.
Fig. 10 Block structure of the low-voltage control logic.
high-voltage domain of the level shifter is ramping [11]. Us-
ing these two extra MOS devices the design is more robust
to high-voltage ramping. It is worth to mention that since
each level shifter is designed for a different voltage level,
the delay from the input to the output of each of them is dif-
ferent. Consequently, the delays need to be compensated in
the low-voltage control logic block, to avoid shoot through
in the output stage.
The on-chip area occupied by all four level shifters is
approximately 0.059 mm2 and the corresponding layout is
shown in Fig. 9.
3.3 Low-voltage control logic
The low-voltage control logic, which is supplied at 3.3 V,
consists of three parts which are shown in Fig. 10: Synchro-
nization, delay compensation and pulser. Firstly, the input
signals, si, are synchronized to avoid any effect of exter-
nal routing and also ensure 50% pulsing duty cycle even
if the input signals si are not exact. The synchronization
is performed on-chip using standard cell flip-flops clocked
at double frequency of the pulses, fclk = 2ft = 10MHz.
Secondly, the synchronized signals si′ are separately de-
layed in order to compensate for the different delays of the
level shifters and also a common delay is added as dead
time to avoid shoot through in the output stage by having
two MOS devices on at the same time. The delays are im-
plemented with standard cell inverters for area reduction
and power consumption purposes. Finally, the synchronized
and delay-compensated signals, si′′, are converted into pairs
of set/reset signals, sset,i and sreset,i, to properly drive the
pulse triggered level shifters. The pulsing circuit used is the
same mentioned in [5]. During the design process of the
low-voltage control logic, both corners and mismatch simu-
lations were performed to ensure the correct functionality of
the block.
4 Measurement results
The transmitting circuit was taped out in AMS 0.35 µm high-
voltage process, and the fabrication report received from the
factory shows that the 20 received dies are around the typical
corner. A picture of the integrated circuit die taken with a
microscope can be seen in Fig. 11. The low-voltage control
6 Pere Llimo´s Muntal et al.
logic is located in area a) with an area of 0.01 µm2, the level
shifters are situated in area b) with an area of 0.059 mm2 and
the differential output stage is located in c) and occupies an
area of 0.055 mm2. The total area of the transmitting circuit
accounting also for the routing is 0.18 mm2.
As previously mentioned, two full transmitting circuits
were included in the die, one with ESD protected pads and a
second one with just pad openings. Some initial ESD evalua-
tion tests were performed on the non ESD protected version
obtaining very robust results and consistent performance,
even through reckless integrated circuit manipulation. Con-
sequently, all measurement results were made with the non-
ESD protected Tx, since the ESD protection would not be
part of the ultrasound scanner system. The complete ESD
evaluation is going to be performed in the future.
For the purpose of assessing the performance of the trans-
mitting circuit, a PCB was built to test it. The measure-
ment setup used is shown in Fig. 12. Two Hewlett Packard
E3612A voltage supplies were used to generate 20 V and
100 V, and from those voltages the on-board linear regula-
tors generate the rest of the voltage levels used in the Tx,
5 V, 15 V, 80 V, 85 V and 95 V. During the current mea-
surements, only the current from each voltage level fed into
the chip was accounted, hence the current sunk by the linear
regulators was not considered. The low-voltage input signals
and the low-voltage supply were generated using an exter-
nal Xilinx Spartan-6 LX45 FPGA with a maximum clock
frequency of 80 MHz and 3.3 V operation. The voltage out-
puts of the Tx connected to the transducer and the current
consumption were measured using a Tektronix MSO4104B
oscilloscope and a Tektronix TCP202 current probe.
Using the described setup, the integrated circuit was tes-
ted with pulses from 60 V to 100 V, frequency of 5 MHz, a
receiving bias voltage of 80 V and ultrasound scanner trans-
mitting duty cycle of 1/266. The measured voltage of the
two terminals of the CMUT and the differential voltage be-
Fig. 11 Picture of the taped-out differential transmitting circuit. a) a’)
Low-voltage logic, b) b’) Level shifters, c) c’) Output stage.
Fig. 12 Setup for the integrated circuit measurements.
tween the plates of the CMUT can be seen in Fig. 13. The
bias voltage is stable at 80 V when receiving and it toggles
according to the input signals supplied between 60 V and
100 V at a measured frequency of 5 MHz when transmitting.
The transmitting circuit power consumption is charac-
terized with no load, with the equivalent capacitance of the
CMUT connected and with the full electrical model of the
CMUT connected. In order to measure the power consump-
tion of the Tx for these three load scenarios, the currents
from all the voltage sources supplying the integrated circuit
were measured for each case. The measurements are shown
in Table 2. The currents measured from the 5 V, 15 V, 85 V
and 95 V supplies were negligible compared to the ones mea-
sured in the other voltage supplies, so they are accounted as
zero and are not shown in the table. Using these current mea-
surements, the power consumption can be calculated obtain-
ing 0.056 mW for the non-loaded Tx, 0.754 mW for the Tx
with the equivalent capacitance of the CMUT connected and
0.936 mW for the Tx with the electrical model of the CMUT
connected. These numbers highly correlate with the results
of the simulations with parasitics of 0.052 mW, 0.712 mW
and 0.894 mW respectively.
Fig. 13 Measurements of the output terminals of the differential trans-
mitting circuit. The red trace and green trace are the voltages measured
at the high-voltage and low-voltage terminals of the Tx respectively.
The cyan trace is the differential voltage between them.
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The minimum SR measured in the high-voltage termi-
nal of the Tx is SRH = 0.91 V/ns and the SR measured in
the low-voltage terminal is SRL = 1.12 V/ns. The result-
ing differential SR seen from the CMUT load is 2.03 V/ns.
These results are a bit below the simulated values with par-
asitics, which for the typical corner were SRH = 1.09 V/ns
and SRL = 1.23 V/ns. This slightly reduced slew rate is at-
tributed to the external PCB routing and the capacitance of
the probes used to measure, which affect the total load ca-
pacitance that the Tx has to charge and discharge. For the
purpose of comparing the simulation results and measure-
ments accurately, the equivalent capacitances of the probes
were added to the simulation testbench of the Tx in the typ-
ical corner and extracted parasitics. SRH and SRL were
simulated again obtaining 0.97 V/ns and 1.17 V/ns respec-
tively, which are now much closer to the measured results.
This simulation can be performed again through the corners
leading to SRH = 0.76 V/ns and SRL = 0.94 V/ns for the
slowest corner and SRH = 1.15 V/ns and SRL = 1.40 V/ns
for the fastest corner. According to these numbers, the dies
received seem to be very close to typical corner as it was
reported from the factory.
Even though the received dies are around the typical cor-
ner, the local process variations generate a spread on the
performance of each die. In order to assess this variation
on fabricated dies, the minimum SRH and SRL of the 20
fabricated integrated circuits were measured and compared
to the expected variation from the simulations. In Fig. 14
the histograms of SRH and SRL obtained from a Monte
Carlo simulation are shown. The simulation was made with
extracted parasitics, in the typical corner, and using 100 ran-
a) SRH [V/ns]



















Fig. 14 Monte carlo simulation with 100 random points in the typical
corner and extracted parasitics plotted in blue. Measurement results of
the 20 dies in red.
dom points. The equivalent capacitances of the measuring
probes were also included in the simulation. The measured
results from the 20 dies, which are also close to the typi-
cal corner, are plotted on top of the simulated distribution.
Even though the measured sample size is not big enough to
take direct conclusions, it can be seen that for both SRH and
SRL the samples fall around the expected values. However
it is still unclear how the simulated and measured distribu-
tions differ.
Typically, when analyzing samples, it is common to show
the ±3σ limits without taking into account the number of
samples used and directly compare them with the expected
distribution. This approach is highly problematic due to sev-
eral false assumptions as it is suggested in [12]. In order
to show this information more precisely, the approach sug-
gested in [12] is used resulting in Fig. 15. The SRH and
SRL of the 20 measured samples (N = 20) and their re-
spective median range M and percentiles P15.87 and P84.13
for a confidence level of 95% are shown. For the purpose of
comparing the measured results with the simulation results,
the same information is plotted for the 100 Monte Carlo it-
erations. As it can be seen, there is a good correlation be-
tween results. However, the measured M ranges are 6% to
10% lower than the simulated ones, which is very likely due
to external PCB routing and fabrication not being exactly
in the typical corner. Furthermore, the measured M ranges
are wider due to the lower number of samples compared to
the simulations. The percentiles are similarly spread around
M for the SRH , but for the SRL, the P84.13 percentile is
much narrower. These results could be caused by variance
due to small sample size. Overall, there is a high correlation
between the expected results from simulations and measure-
ments.
a) SRH [V/ns]









Fig. 15 Data sets of SRH and SRL for a 95% confidence level, show-
ing the spread of the medianM and the percentiles P15.87 and P84.13
for N = 20.
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Table 2 Current measurements on the integrated circuit
Vsupply [V] 100 80 20
Ino-load [µA] 1.65 -1.69 1.29
Icapacitive-load [µA] 14.3 -12.2 15.0
ICMUT-load [µA] 30.6 -34.9 33.4
Table 3 Transmitting circuit performance comparison
[5] this work %
On-chip area [mm2] 0.938 0.18 -80.8
Pno-load [mW] - 0.056 -
Pcapacitive-load [mW] 1.8 0.754 -58.2
PCMUT-load [mW] - 0.936 -
5 Discussion
The design presented can not be compared directly with
state of the art transmitting circuits since the references found
either do not specify the driving conditions, area and power
consumption or only the full channel consumption, includ-
ing the receiving circuitry, is stated [13], [14], [15]. Never-
theless, a comparison with the single-ended driving topol-
ogy in [5] can performed since both area and power con-
sumption with a capacitive load are stated. The operating
conditions in [5] are different: The pulse voltage swing is
50 V, the duty cycle is 50% and a load is 15 pF. In order
to compare the topologies accurately, the same operating
conditions should be defined. The conditions chosen are the
ones closest to the operation of an ultrasound scanner such
as the ones defined in this paper: pulse voltage range of 40 V,
pulsing frequency of 5 MHz, a transmitting duty cycle of
1/266 and an capacitive load of 30 pF, which is the equiv-
alent capacitance of the CMUT. Adjusting the power con-
sumption of [5] to the operation conditions of an ultrasound
scanner, a comparison can be performed and a summary is
shown in Table 3. The differential Tx presented in this paper
achieves a very significant area reduction of 80.8% and the
power consumption is reduced by 58.2%.
The measurements performed show a good correlation
with the simulated results, which increases the reliability of
the simulations. Even though the measured sample size is
limited to the amount of dies received, the design shows to
be solid and functional through local process variations. It
can probably be expected that the Tx will behave according
to the simulations in other process corners, however, in or-
der to prove that, the design should be fabricated with the
specific corner conditions desired to test. Nevertheless, due
to the good correlation between simulations and measure-
ments, any future tapeout with an improved Tx has a lower
risk to generate a non-functional integrated circuit.
The next step for the Tx would be to implement on-chip
voltage regulation. As mentioned before, the number of volt-
age levels required in the Tx is significantly high and a lot
of external extra circuitry is required to generate them. Only
one high-voltage supply would be needed with internal volt-
age regulation, furthermore, the high-voltage ramping of all
the level shifters would be better controlled.
6 Conclusions
In this paper a differential integrated high-voltage transmit-
ting circuit for CMUTs is successfully designed and imple-
mented in AMS 0.35 µm high-voltage process. The circuit
supplies pulses with a frequency of 5 MHz, voltage levels of
60 V, 80 V and 100 V and a measured slew rate of 2.03 V/ns
with the load connected. The transmitting circuit is mea-
sured under the operation conditions of an ultrasound scan-
ner in order to accurately assess the performance of the cir-
cuitry. The total operating power consumption measured on
the integrated circuit is 0.936 mW and the circuit occupies
an on-chip area of 0.18 mm2 obtaining a small and efficient
the transmitting circuit very suitable for portable ultrasound
scanner applications. The design shows to be robust through
local process variations and a high correlation between mea-
surements and simulations is found.
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